Power Architecture |
---|
Historical |
POWER • POWER1 • POWER2 • POWER3 • POWER4 • POWER5 • PowerPC-AS • PPC6xx • PPC7xxx • PPC970 • Gekko • PA6T • Titan • AIM alliance |
Current |
PowerPC • e200 • e300 • e500 • e600 • e5500 • QorIQ • POWER6 • POWER7 • PPC4xx • PPC7xx • PPC A2 • Cell • Xenon • Broadway |
Future |
Related Links |
RISC • Blue Gene • Power.org • PAPR • PReP • CHRP • AltiVec • more... |
The PowerPC e700 or NG-64 (Next Generation 64-bit) was the codenames of the long anticipated first 64-bit embedded RISC-processor cores built using Power Architecture technology designed by Freescale. It was eventually revealed as the e5500 core.
In 2004 Freescale announced[1] a new high performance core. Not much was known about it. It would be a multi core, multithreaded design using CoreNet technology, shared with the e500mc core. It would be a three issue core with double precision FPU. Roadmaps showed a target frequency of 3+ GHz, manufactured on a 32 nm process and that the chips would be named on a MPC87xx scheme.
|